In this paper we present work carried out in order to stabilize the output voltage ( V ) of a 1 kW Horizon fuel cell (FC). The work involves the design, modeling and simulation of a power conditioning system (PCS). In the process to stabilize the voltage, it is required to also reduce the input current ripple and to improve the system response to load changes. We present here preliminary results that show that the system works, with the voltage smoothed, the input current ripple reduced and the response time increased.
INTRODUCTION
In order to stabilize the output of a FC, a controller is required. These controllers are usually custom designed according to the FC specifications. We present our design which is based on the 1 kW Horizon FC.
Various renewable sources have attracted interest as alternative energy sources to grid electricity. Among these FC technology is considered one of the better options due to its low carbon emissions, its modularity, its high efficiency and its nonintermittence [1] . In spite of the above advantages, fuel cells have disadvantages which include high cost and low round-trip efficiency [2] . As a power generator fuel cells have a problem in that they generate a low unstable output voltage which is of no use in many practical applications [3] . In addition to that, the output voltage is associated with a high current ripple that reduces the FC lifetime. Furthermore, fuel cells have a slow response to load changes.
In working towards the mentioned problems, MATLAB/Simulink (2013a student version) simulation software was used to study the dynamic response of the FC. Based on these simulations, three dc-dc converter topologies were studied to identify the most appropriate topology which would extend the life-time of the FC.
A FC is an electro-chemical device that converts reactants into electricity, heat and water by means of a chemical process [4] . Though each type of a FC is distinguished by its inherent properties, basically a FC consists of three components namely: a cathode, an anode and an electrolyte [5] . Figure 1 is the structure of a FC showing the direction of flow of the electrons and ions. The basic operation of a FC is described as follows: At the anode, hydrogen-rich fuel is fed into the FC chamber where the hydrogen molecules "disintegrate" into hydrogen ions and electrons through a chemical reaction that takes place at the anode surface.
The hydrogen ions flow to the cathode side of the FC via the electrolyte where they react with Oxygen ions to form water molecules. The electrons flow from the anode to the cathode through the load and conductor thereby complete the circuit and generate an electrical current. In general, fuel cells are distinguished according to the chemical composition of the electrolyte, the fuel used and the characteristic of their operating temperature [7] . From the literature reviewed, there are presently six types of fuel cells. These are the Proton Exchange Membrane Fuel Cell (PEMFC), the Alkaline Fuel Cell (AFC), the Phosphoric Acid Fuel Cell (PAFC), the Molten Carbonate Fuel Cell (MCFC), the Direct Methanol Fuel Cell (DMFC) and the Solid Oxide Fuel Cell (SOFC).
Since the output voltage of an individual FC is very low, a FC stack is formed by establishing a string of FCs connected in series or parallel to yield a considerably substantial amount of power. This however does not eliminate the variation of the FC stack output voltage associated with high current input ripple and slow response to load changes. To mitigate these problems, an appropriate Power Conditioner (PC) for the selected FC stack must be designed.
POWER CONDITIONING SYSTEM
Normally a FC Power Conditioning System consists of a FC stack and its auxiliaries which mostly include: a Fuel Processor, Water management, Air System, Thermal Management and a Power Conditioner (PC). In this paper, the focus will be on the design and simulation of the three different types of dc-dc converters with the aim of determining the most efficient topology for regulation of the FC stack output voltage.
In the design of a dc-dc converter, it is required that the FC stack is operated within its linear region. This region is bound by two non-linear regions on either ends of the linear curve as shown in Figure 2 .
The polarization curve in Fig.2 gives a relation between the stack voltage and stack current density as a function of the load current [9] , [10] . It indicates that the stack voltage decreases as the current density increases. A PC is therefore used to perform the necessary voltage regulation in order to eliminate the stack's low unstable output voltage, high input ripple and slow dynamic response [11] , [12] .
Practically, a PC is realized with the dc-dc-ac concept. The dc-dc-ac concept is realised either as a single-stage topology or multi-stage topology [13] . The single stage topology only consists of the dc-ac inverter; in contrast, the multi-stage topology is made up of the dc-dc converter cascaded with the dcac inverter. The dc-dc converter produces a high stable dc voltage from the low unstable dc voltage of a FC stack. The dcac inverter produces an ac output voltage from the output voltage of the dc-dc converter.
DESIGN, MODELLING AND SIMULATION OF CONVERTERS
There are several topologies of dc-dc converters to choose from in the design of a power conditioner [14] . In this work the topologies considered included boost converter, sepic converter and interleaved boost converter. An equivalent mathematical model of each converter was generated and simulated in MATLAB/Simulink. The converter designs were based on the 1 kW Horizon FC stack specifications. Simulation of the designs was carried out and the results were analysed and compared to determine the most appropriate converter topology. Table 1 gives information on the fuel cell specifications utilised for the design of the three converter topologies. 
MODELLING
The modelling carried out in this work is based on the work of [15] , [16] and [17] . The following converter topologies are modelled: 
BOOST CONVERTER
A boost converter operating in continuous conduction mode (CCM) with a switching period T and duty cycle D was considered under ideal conditions [18] .
FIGURE 3: BOOST CONVERTER
An ideal boost converter circuit is shown in Fig.3 above. The converter consists of an inductor L, input voltage Vin , switch S, diode D1, capacitor C, load resistor R, input current i(t), inductor current iL(t), output current iO(t) and the duty cycle D. The minimum and maximum duty cycle, Dmin and Dmax for a lossless boost converter is given by the following equations:
where, Dmax is the maximum duty cycle required to keep the converter in CCM and to produce the desired output voltage for any given minimum input voltage, Vin_min.
where, Dmin is the minimum duty cycle required to keep the converter in CCM and to produce the desired output voltage for any given maximum input voltage, Vin_min.
The time interval ‫ܜ‬ ‫܂۲‬
During the time interval 0 t DT the boost converter circuit in Fig. 3 is represented by Fig.4 . The figure shows the equivalent circuit of the converter when the Metal-OxideSemiconductor Field-Effect Transistor (MOSFET) switch is in the ON state. Here DT is the time when a switch is ON, so that (1 − D)T is the time when a switch is OFF.
During this interval the inductor is charged and the output capacitor C provides power to the load, where Vo is the output voltage across C. D1 is reversed biased and the voltage across its terminals is equal to -Vo. The dynamics of the converter for the state 0 t DT is given by the following set of differential equations:
where, ܸ ‫)ݐ(‬ is the input voltage, ݅ ‫)ݐ(‬ is the current through the inductor L and ‫ݒ‬ ‫)ݐ(‬ is the voltage across the capacitor C. The input current i(t) is equivalent to ݅ ‫.)ݐ(‬
FIGURE 4: CONVERTER CIRCUIT WHEN S IS ON

The time interval ‫܂۲‬ ‫ܜ‬ ‫܂‬
During the time interval DT t T , the boost converter circuit in Figure 3 is represented by Figure 5 . The diagram below shows the equivalent circuit of the converter when the MOSFET is in the OFF state.
FIGURE 5: CONVERTER CIRCUIT WHEN S IS OFF
During this interval the inductor L discharges current to the output capacitor C. The dynamics of the converter for the state 0 t DT is given by the following set of differential equations:
where ܸ ‫)ݐ(‬ is the input voltage, ݅ ‫)ݐ(‬ is the current through the inductor L, ݅ ‫)ݐ(‬ is the current through the capacitor and ‫ݒ‬ ‫)ݐ(‬ is the voltage across the capacitor C.
INTERLEAVED-BOOST CONVERTER
An interleaved boost converter operating in continuous conduction mode (CCM) with a switching period T and duty cycle D was considered under ideal condition. The interleaved converter is shown in Fig.6 . The converter consists of two input inductors L1 = L2, one output capacitor C, two MOSFET switches S1 and S2, and two diodes D1 and D2. By using the input current ripple cancellation property, the current ripple is nearly reduced to zero for a duty cycle of 0.5. The interleaved boost converter consists of two traditional boost converters interleaved together; as a result its steady state equations are similar to the steady state equations of the traditional boost converter.
FIGURE 6: INTERLEAVED BOOST CONVERTER
When the converter is analysed under steady state operation in CCM, the voltage across all the inductors and the current through the output capacitor over one switching cycle is equal to zero. The switches are operated at 180 o out phase such that when L1 is charging L2 is simultaneously discharging and vice versa.
The minimum and maximum duty cycle, Dmin and Dmax for a lossless interleaved boost is determined by using equation (1) and equation (2).
The time interval ‫ܜ‬ ‫܂۲‬
During the time interval 0 t DT, the interleaved boost converter circuit in Fig.7 is represented by Fig.7 . The figure shows the equivalent circuit of the converter for the MOSFETs state S1 is ON and S2 is OFF. Here DT is the time when a switch is ON, so that (1 − D)T is the time when a switch is OFF.
During this time interval, L1 is charging and L2 discharging current to C. The dynamics of the converter for the state 0 t DT is given by the following set of differential equations:
where ܸ (t) is the input source voltage, ‫ܮ݅‬ ଵ (t) and ‫ܮ݅‬ ଶ (t) is the current passing through the inductor L1 and L2 respectively, ܸ ை (t) is the output voltage and ܸ (t) is the voltage across the capacitor. The input current is a sum of the average current through L1 and L2 and is therefore given as: Fig.8 shows the equivalent circuit of the converter for the MOSFETs state S2 is ON and S1 is OFF.
Figure 8: Converter circuit when S2 is ON and S1 is OFF
During this time interval, L2 is charging and L1 discharges current to C. The description of the converter dynamics for the state DT t T is given by the following differential equations:
Sepic Converter
Lastly, a sepic converter was evaluated for CCM of operation assuming ideal component conditions with a switching period T and duty cycle D [19] .
FIGURE 9: SEPIC CONVERTER
The Sepic converter circuit is given by Fig. 9 ,where Vin is input voltage, L1 and L2 are inductors, C1 and C2 are capacitors, D1 is a diode, D is the duty cycle, R is the output resistor, i(t) is the input current, iL1(t) and iL2(t) are the inductors currents, IC1 and IC2 are the capacitors currents, V1 is voltage across the capacitor C1 and the voltage across C2 is equivalent to VO. The minimum and maximum duty cycle, Dmin and Dmax required for the converter to operate in CCM and to produced the desired output voltage is given by the following equations:
The time interval ‫ܜ‬ ‫܂۲‬
During the interval 0 t DT the sepic converter circuit in Fig.9 is given by Fig.10 . The figure shows the equivalent circuit of the converter when S in ON.
During this interval, both L1 and L2 are charging, C1 discharges through L2 and C2 provides power to the load. The dynamics of the converter for the state 0 t DT is given by the following set of differential equations:
where ݅ ଵ ‫)ݐ(‬ is the current through L1 and ݅ ଶ ‫)ݐ(‬ is the current through L2, V1 is the voltage across C1 and V2 is the voltage across C2.
FIGURE 10: SEPIC CONVERTER WHEN SWITCH S IS ON
The time interval ‫܂۲‬ ‫ܜ‬ ‫܂‬
During this time interval, the sepic converter circuit in Fig.9 is given by Fig.11 . The diagram below shows the equivalent circuit of the converter when the MOSFET state is OFF.
FIGURE 11: CONVERTER WHEN SWITCH S IS OFF
During this time interval the dynamics of the converter is given by the following set of differential equations
DESIGN AND SIMULATION RESULTS
Design
A design summary of the converters is given in Table 2,  Table 3 and Table 4 . The simulation results are shown from Fig.12 to 14 and Table 5 . Fig 12, Fig 13 and Fig 14, respectively. 
FIGURE 2: SEPIC CONVERTER FC PC FIGURE 3: INTERLEAVED BOOST CONVERTER FC PC
As shown in figures 12, 13 and 14, a 1 kW Horizon fuel cell is used as a power generator for the dc-dc converter topologies. For each topology, the converter is designed to operate at efficiency of 90 % with an output voltage of 100 V. Later, a battery bank was introduced into the system as an external storage device (ESD) in order to improve the system response to load changes. Given the power rating of the fuel cell as 1 kW, with a requirement that the converters operate at 90 % efficiency where Pin is the input power and Pout is the output power of the converter. The converter load resistor, R ୫୧୬ which is required to achieve maximum power at an efficiency of 90 %, is therefore calculated as:
A Simulink model for each converter topology is implemented and simulated to validate the design. Fig.15, Fig.16 and In the figures, ifc denotes the fuel cell input current ripple signal and Vfc denotes the fuel cell output voltage ripple signal and VO denotes the output voltage signal of a converter topology. In order to clearly identify the waveforms of each topology, the waveform signal labels in figures 15 to 20 are expressed with an underscore followed by the name of each particular converter topology. Table 5 and Table 6 . The table displays various parameters extracted from the converters' performance for two scenarios: with an ESD and without an ESD.
Simulation results
TABLE 5: SIMULATION SUMMARY WITHOUT ESD
The efficiency of the topologies for both scenarios is given in Table 5 and Table 6 . Here, Table 5 presents performance of the converters without ESD designed to operate at 90 % efficiency. As shown in the table above, the simulation results are well-nigh the desired design efficiency value of 90 %. Table 6 presents performance of the converters when an ESD is incorporated into the system. Some of the effects of adding an ESD into the system include: improved system efficiency, improved response time to load transients and reduced voltage ripple and current ripple.
TABLE 6: SIMULATION SUMMARY WITH ESD
In both Table 5 and Table 6 , the efficiency of each Simulink converter model for both with ESD and without ESD scenario was determined by the following equation: 
FIGURE 20: CONVERTERS OUTPUT VOLTAGE WITH ESD CONCLUSION
The simulation results for all topologies show that the fuel cell output voltage was stabilised. Furthermore, the results indicate that the interleaved boost converter is a better topology compared to the boost and sepic topologies in terms of conditioning a fuel cell output voltage and maintaining a low voltage ripple and current ripple and at the sometime ensuring high efficiency.
The future work will focus on the design, modelling, simulation and actual development of a fuel cell power conditioning system. The modelling will therefore be more detailed where the power losses and parasitic elements of the components will be taken into consideration. A detailed fuel cell stack model will also be considered, where the air and fuel flow rates into the fuel cell stack are subjected to variations corresponding to a changing demand of current by the load.
NOMENCLATURE
CCM
Continuous conduction mode dc-dc Direct current to direct current dc-dc-ac Direct current to direct current to alternating ESD Energy storage device FC Fuel cell MOSFET Metal-oxide-semiconductor field-effect transistor PC Power conditioner PCS Power conditioning system
